

MODEL NAME : VBW00
PROJECT CODE : ANRVBW0100
PCB NO : DA8000WK000 LA-9981P M/B
DA40001FO00 LS-9101P POWER BUTTON/B
DA40001FP00 LS-9102P USB/B
DA40001FQ00 LS-9103P TP BUTTON/B

Dell / Compal Confidential
Schematic Document

Intel Shark Bay ULT
OAK Value2
UMA/DIS AMD Sun XT

2013-03-09 Rev: 0.2


X76@ : 76 level
46@ : 46 level
@ : Nopop component
CONN@ : Connector component
XDP@ : XDP function
UMA@ : Only for UMA
DIS@ : Only for Discrete
SUN@ : SUN XT
EMI@ : EMI parts
@EMI@ : Reserve EMI parts
ESD@ : ESD parts
RF@ : RF parts

BOM config
UMA : UMA@,EMI@,ESD@,RF@,XDP@
DIS SUN : SUN@,DIS@,EMI@,ESD@,RF@,XDP@



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9981P
				Date	Saturday, March 09, 2013
				Sheet	1 of 55
				Rev	0.2

Compal Confidential
Project Code : VAW00 / VAW01
File Name : LA-9981P / LA-9982P



Security Classification		Compal Secret Data				<i>Compal Electronics, Inc.</i>									
Issued Date		2013/03/09		Deciphered Date		2014/04/01		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								<i>DB block diagram</i>							
								Size	Document Number						Rev
									<i>LA-9981P</i>						0.2
Date:		Saturday, March 09, 2013				Sheet		3 of 55							

Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF

SMBUS Control Table

	SOURCE	BATT	Charger	RTD2136S	VGA	DDR3L	XDP	WLAN mini card	Touch pad
EC_SMB_CK1 EC_SMB_DA1	KB9012	V	V						
EC_SMB_CK2 EC_SMB_DA2	KB9012			V	V				
SMBCLK SMBDATA	ULT					V	V	V	V
SMLCLK SMLDATA	ULT								
SML1CLK SML1DATA	ULT								

Link

BOARD ID Table

ID	PCB Revision			
	UMA	Sun XT	Venus Pro	Venus XT
0	0.1			
1		0.1		
2			0.1	
3				0.1
4	0.2			
5		0.2		
6			0.2	
7				0.2
8	0.3			
9		0.3		
10			0.3	
11				0.3
12	1.0			
13		1.0		
14			1.0	
15				1.0

Symbol Note :



: means Digital Ground



: means Analog Ground

CLOCK SIGNAL	
CLKOUT_PCIE0	
CLKOUT_PCIE1	
CLKOUT_PCIE2	10/100 LAN
CLKOUT_PCIE3	MINI Card (WLAN)
CLKOUT_PCIE4	dGPU (N14P)
CLKOUT_PCIE5	

ULT


USB3.0	
Port1	USB connector 2
Port2	USB connector 1
Port3	
Port4	
USB2.0	
Port0	USB connector 2
Port1	USB connector 1
Port2	USB connector 3
Port3	USB connector 4 (DB)
Port4	MINI Card (WLAN)
Port5	Touch Screen Panel
Port6	Card Reader
Port7	Camera
PCI EXPRESS	
Lane 1	
Lane 2	
Lane 3	10/100 LAN
Lane 4	MINI Card (WLAN)
Lane 5	PEG (N14P)
Lane 6	PEG (N14P)
SATA	
SATA0	HDD
SATA1	ODD
SATA2	
SATA3	


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-9981P	0.2
				Date:	Saturday, March 09, 2013	Sheet 4 of 55

SMBUS Address [0x9a]


MCH
Shark bay

KBC
KB9012A4






Security Classification	Compal Secret Data			Title			Compal Electronics, Inc.					
Issued Date	20130309		Deciphered Date		20140401		Doc Number		Rev			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED (OR THE CLOSURE OF THE CORRESPONDING DIVISION OF THE DEPARTMENT OFFICE AS AUTHORIZED BY COMPAL ELECTRONICS, INC.) NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							MCP(1.2/19) eDP,XDP,MISC		0.2			
							Size		LA-9981P			
							Date:		Saturday, March 09, 2013		Sheet 6 of 55	




confirm by intel request PDG P141


Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	MCP(3,4/19) DDR3	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9981P	Rev 0.2
				Date	Sheet
				Sanjay, March 09, 2013	7 of 55




For GCLK




INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE
High - Enable Internal VRs
Low - Enable External VRs



FLASH DESCRIPTOR SECURITY OVERRIDE
LOW = DISABLED (DEFAULT)
HIGH = ENABLED




CMOS place near DIMM




CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers


HDA for Codec




EMI depop location




SATA Impedance Compensation
CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins. reference FFRD sch 0.5




MEM Bus : DDR/XDP/WLAN/TP




SML1 Bus : EC/Sensors




SPI ROM (8MByte)



PN : SA000046400 ,64M,EN25Q64-104HIP




For GCLK




10/100 LAN ----->
WLAN (Mini Card) ---->
dGPU ---->



<21> CLK_PCIE_LAN#
<21> CLK_PCIE_LAN#
<21> LAN_CLKREQ#
<26> CLK_PCIE_WLAN#
<26> CLK_PCIE_WLAN#
<26> WLAN_CLKREQ#
<48> CLK_PEG_VGA#
<48> CLK_PEG_VGA#
<49> CLK_PEG_VGA#



Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	MCP(6,7/19) CLK,SMB,SPI,LPC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9981P	Rev 0.2
				Date	Sheet 9 of 55









Note: SUSACK# and SUSWRN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit CAN be NC ,if not support Deep Sx



DSWODVREN - On Die DSW VR Enable
* H : Enable(DEFAULT)
L : Disable


DSWODVREN - ON DIE DSW VR ENABLE
HIGH = ENABLED (DEFAULT)
LOW = DISABLED








DPWROK: Tied together with RSMRST# that do not support Deep Sx




EDP_CPU_HPD 1 2 CPU_EDP_HPD# 0_0402_5% Reserve for debug






Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		MCP(8,9/19) DDLEDP.GPIO	
2013/03/09		2014/04/01		LA-9981P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date: Saturday, March 09, 2013		Sheet 10 of 55	
Size		Document Number		Rev 0.2	








+1.35V : 470UF/2V/7343 * 2 (PWR)
10UF/6.3V/0603 * 6
2.2UF/6.3V/0402 * 4









CAD Note: RC163 SHOULD BE PLACED CLOSE TO CPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title	MCP(14.15.16/19) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	LA-9981P
				Rev	0.2
				Sheet	15 of 55



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2013/03/09	Deciphered Date		2014/04/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT USED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE EXCEPT BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				MCP(17.18.19/19) CFG.RSVD		
				Size	Document Number	Rev
					LA-9981P	0.2
				Date:	Saturday March 09 2013	Sheet 16 of 55


Populate RD1, De-Populate RD7 for Intel DDR3 VREFDQ multiple methods M1
Populate RD7, De-Populate RD1 for Intel DDR3 VREFDQ multiple methods M3

<7> DDR_A_DQS[0..7]
<7> DDR_A_DQ[0..63]
<7> DDR_A_DQS[0..7]
<7> DDR_A_MA[0..15]



All VREF traces should have 10 mil trace width

Layout Note:
Place near JDIMM1

Note:
Check voltage tolerance of VREF_DQ at the DIMM socket




Layout Note:
Place near JDIMM1.203,204




H=4mm


2-3A to 1 DIMMs/channel



CAD NOTE
PLACE THE CAP NEAR TO DIMM RESET PIN



DDR3L SODIMM ODT GENERATION



H=4mm

2-3A to 1 DIMMs/channel


Populate RD4, De-Populate RD8 for Intel DDR3
VREFDQ multiple methods M1
Populate RD8, De-Populate RD4 for Intel DDR3
VREFDQ multiple methods M3

<7> DDR_B_DQS#0[0..7]
<7> DDR_B_DQ[0..63]
<7> DDR_B_DQS#0[0..7]
<7> DDR_B_MA[0..15]



All VREF traces should
have 10 mil trace width

Layout Note:
Place near JDIMM2






Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket



Layout Note:
Place near JDIMM2.203,204





CAD NOTE
PLACE THE CAP NEAR TO
DIMM RESET PIN









RTD2136S : SA00004NW10
RTD2136R : SA000067100


Vendor advise reserve it



Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP to LVDS converter	
				Size	Document Number
				LA-9981P	
				Date	Rev
				Saltwater, March 08, 2013	0.2
				Sheet	19 of 55




Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Saturday, March 09, 2013	0.2
				Sheet	20 of 55




W=40mils +LAN_IO rising time : >1ms and <100ms


These caps close to Pin 23,32
For 8106E pop the capacitor close pin 23,32



These caps close to Pin 8,30
For 8106E pop capacitor close to pin 8,30




Place close to TCT pin




Change CPN to SP050007J00 only
Need CIS symbol



CL30, CL31 close to UL1 Pin 17, 18




For GCLK



W=20mils



Reserve 10K pull LAN_IO





Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	LAN RTL8106E	Rev 0.2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	LA-9981P
				Sheet	21 of 55


CA71, CA51 place close to Pin 26

CA53, CA55 change Value
from 10U_0603_6.3V6M~D to
4.7U_0603_6.3V6K


Reserve for HDA issue





JACK_PLUG Delay circuitis






Reserve for cancel Delay circuitis




Place on the moat between GND & GNDA.




RA51, RA33 place close to UA1



SM01000BV00
need CIS symbol




Close to UA1 Pin11,13,14,16




Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R-
Speaker 4 ohm : 40mil
Speaker 8 ohm : 20mil




close to Codec




iPhone and Nokia type Combo Jack




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2013/03/09	Deciphered Date	2014/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Audio Codec ALC3223		
					Size	Document Number	Rev
					LA-9981P		0.2
					Date:	Saturday, March 09, 2013	Sheet
					22	of	55



Trace width:40mil




For EMI request. Place close to UR1




close to chip side

拉MS_D2_SD_CLK到Conn pin 13 SD_CLK
再打Via拉到pin 10 MS_D2


拉MS_CLK_SD_WP到Conn pin 5 MS_CLK
再打Via拉到pin 20 SD_W





Close to JREAD




For EMI request.
Place close to JREAD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title	Card Reader RTSS179
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Salutary, March 09, 2013
				Sheet	23 of 55
				Rev	0.2




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>					
Issued Date		2013/03/09	Deciphered Date		2014/04/01	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						USB3.0			
						Size	Document Number		Rev
						LA-9981P		0.2	
Date:		Saturday, March 09 2013		Sheet	24 of 55				




USB connector3
USB20 port2



Place close to USB3



USB connector4
USB20 port3



2nd: SP01001EX00
Main: SP01001AA00
Change CONN symbol for DFB

Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	MB to USB2.0 DB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Saturday, March 09, 2013	0.2
				Sheet	25 of 55

The diagram shows the LID_SW# pin connected to a 3V3VW supply, an ON/OFF BTW signal, and a GND pin. The pin is also connected to a 3V3VW supply and a GND pin. The pin is also connected to a 3V3VW supply and a GND pin.

TOP Side

SW1
SMT1-05-A 4P

1 2 3 4

100k

Bottom Side

SW2
SMT1-05-A 4P

1 2 3 4

100k

Pop only before MP

RE48
100k_0402_5%

CE20
0.1uF_0402_16V7K

ON/OFFBETN# <30V

Pin connection diagram for the SP01001BG00 component. The diagram shows a 10-pin package with pins 1 through 10. Pin 1 is labeled 'TP_CLK' and is connected to a signal source '<30> TP_CLK'. Pin 2 is labeled 'TP_DATA' and is connected to a signal source '<30> TP_DATA'. Pin 3 is labeled 'DDR_XDP_WLAN_TP_SMBCLK' and is connected to a signal source '<17,18,19,26,9> DDR_XDP_WLAN_TP_SMBCLK'. Pin 4 is labeled 'DDR_XDP_WLAN_TP_SMBDAT' and is connected to a signal source '<17,18,19,26,9> DDR_XDP_WLAN_TP_SMBDAT'. Pin 5 is labeled 'G1' and is connected to a signal source 'PS_HPF10052-06M000R'. Pin 6 is labeled 'G2' and is connected to a signal source 'PS_HPF10052-06M000R'. Pin 7 is labeled 'G1' and is connected to a signal source 'PS_HPF10052-06M000R'. Pin 8 is labeled 'G2' and is connected to a signal source 'PS_HPF10052-06M000R'. Pin 9 is labeled 'G1' and is connected to a signal source 'PS_HPF10052-06M000R'. Pin 10 is labeled 'G2' and is connected to a signal source 'PS_HPF10052-06M000R'. The component is identified as '2nd: SP01001BG00' and 'Main: SP01000R910'. A note indicates to 'Change CONN symbol for DFE'.

FAN Control circuit

The schematic diagram illustrates the FAN Control circuit. It features a 5V power supply (+5VS) connected to a 2.2uF capacitor (CE25) and a 10k resistor (RE50). The microcontroller (APE873M SOP 8P) has pins 1 through 8 connected to the 5V supply. The circuit is divided into two sections: a top section for fan speed control and a bottom section for fan enable control. The top section shows the microcontroller's pins 1 (VEN), 2 (VFN), 3 (VFN), 4 (VFN), 5 (VFN), 6 (VFN), 7 (VFN), and 8 (VFN) connected to a 5V supply through a 10k resistor. The bottom section shows the microcontroller's pins 1 (VEN), 2 (VFN), 3 (VFN), 4 (VFN), 5 (VFN), 6 (VFN), 7 (VFN), and 8 (VFN) connected to a 5V supply through a 10k resistor. The circuit is labeled with component values and pin numbers.

Top Section: Fan Speed Control

- Input: `<30> FAN_SPEED1` (connected to pin 1 of RE50)
- Resistor: RE50 10K_0402_5%
- Capacitor: CE24 0.01u_0402_16V7K
- Microcontroller: APE873M SOP 8P
- Output: `<30> EN_DFANI` (connected to pin 1 of CE22)
- Capacitor: CE22 2.2u_0603_6.3V8K
- Capacitor: CE23 2.2u_0603_6.3V8K
- Trace Width: 40mil



Bottom Section: Fan Enable Control

- Input: `<30> EN_DFANI` (connected to pin 1 of CE25)
- Resistor: RE50 10K_0402_5%
- Capacitor: CE24 0.01u_0402_16V7K
- Microcontroller: APE873M SOP 8P
- Output: `<30> FAN_POWER` (connected to pin 1 of CE25)
- Capacitor: CE25 2.2u_0603_6.3V8K
- Capacitor: CE22 2.2u_0603_6.3V8K
- Capacitor: CE23 2.2u_0603_6.3V8K
- Trace Width: 40mil



[illegible]

Security Classification	Compal Secret Data			Compal Electronics, Inc. FAN/TP/PWR SW		
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-9981P	0.2
				Date:	Submittal March 06 2013	Sheet 27 of 55

+5VS and +3VS switch





+3VALW_PCH switch





For Intel S3 Power Reduction

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title	DC/DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Saturday, March 09, 2013	0.2
				Sheet	28 of 55




SD034120280 12K_0402_1%
SD034100300 27K_0402_1%
SD034430280 33K_0402_1%
SD034430280 43K_0402_1%
SD034560280 56K_0402_1%
SD034750280 75K_0402_1%
SD034100380 100K_0402_1%




Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.2
				Date	Saturday, March 09, 2013
				Sheet	30 of 55



LCD PWR CTRL





LCD backlight PWR CTRL




Webcam PWR CTRL



LVDS Connector




* Touch Screen Panel





SATA HDD Connector


+5V_HDD Source



SHORT DEFAULT




ODD Power Control





SATA ODD Connector

Please near ODD Connector







Screw Hole




Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	34	Card Reader	2012/04/27	HW	The Card reader USB signal is incorrect.	SWAP URL USB signal P/N	0.2
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							
32							
33							
34							
35							
36							
37							
38							
39							
40							
41							


Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
40							
41							
42							
43							
44							
45							
46							
47							
48							
49							
50							
51							
52							
53							
54							






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title	PWR_3.3VALWP/SVALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Saturday, March 09, 2013	0.2
				Sheet	38 of 55






TDC=9A
Peak Current=13A
OCP=16A



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high




	VDDCI_VID (GPIO_6)
High	0.95V
Low	0.9V

+VDDCIP
TDC 7A
Peak Current 13A
OCP current 16A


Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC1205

VFB=0.6V
Vout=0.6V* (1+Rup/Rdown)
Vout=0.9V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-9981P
				Rev
				0.2
				Date
				Saturday, March 09, 2013
				Sheet
				43 of 55




	SUN XT	VENUS PRO/XT
Load line	No need	Need
PR824	pop	un-pop




VGA_CORE
Frequency 300kHz
TDC 23A (25W) / 33A (32W)
Peak Current 30A (25W) / 47A (32W)
OCP current 36A (25W) / 56A (32W)
TYP MAX
H/S Rds(on) : 12.2mohm , 15mohm
L/S Rds(on) : 2.75mohm , 3.5mohm
Choke DCR 1.1mohm (Typ) / 1.3mohm (Max)
Load line : -1.5mV/A




SPU_VID5 (GPIO_10)	SPU_VID4 (GPIO_14)	SPU_VID3 (GPIO_15)	SPU_VID2 (GPIO_16)	SPU_VID1 (GPIO_20)	Core Voltage Level
0	1	1	0	0	1.2V
0	1	1	0	1	1.175V
0	1	1	1	0	1.15V
0	1	1	1	1	1.125V
1	0	0	0	0	1.1V
1	0	0	0	1	1.075V
1	0	0	1	0	1.05V
1	0	0	1	1	1.025V
1	0	1	0	0	1V
1	0	1	0	1	0.975V
1	0	1	1	0	0.95V
1	0	1	1	1	0.925V
1	1	0	0	0	0.9V
1	1	0	0	1	0.875V
1	1	0	1	0	0.85V
1	1	0	1	1	0.825V
1	1	1	0	0	0.8V
1	1	1	0	1	0.775V





Initial voltage: 0.85V (Venus)
0.9V (Sun)



Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	PWR VGA CORE/PCIE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-981P	Rev 0.2
				Date	Sheet
				Sanjiv, March 09, 2013	44 of 55




+VGA_CORE



Security Classification	Compal Secret Data			Title	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	PWR PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Salutray, March 05, 2013	0.2
				Sheet	45 of 55


Power block





Page 1

Security Classification	Compal Secret Data			Compal Electronics, Inc. PWR-PIR LA-9981P		
Issued Date	2013/03/09	Deciphered Date	2014/04/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT USED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE EXCEPT BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
						0.2
Date:				Saturday March 09 2013	Sheet	47 of 55

GFX PCIE LANE REVERSAL




LVDS Interface



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title ATI Sun XT M2 PCIE/LVDS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-9981P
Date:		Saturday, March 09 2013		Sheet	48 of 55
				Rev	0.2

GPIO1	GPU_GPIO1
GPIO2	GPU_GPIO2
GPIO7	N.C
GPIO11	GPU_GPIO11
GPIO12	GPU_GPIO12
GPIO13	GPU_GPIO13
GPIO14	N.C
GPIO18	N.C




Vendor	RV241	RV242	Bits [3:1]
HYXINX 2Gb SA00006H40L(R1) SA00006H41L(R3)	NC	4.75K	000
SAMSUNG 2Gb SA00005SH0L(R3) SA00005SH1L(R1)	8.45K	2K	001
MICRON 2Gb SA00005XB0L(R3) SA00005XB1L(R1)	4.75K	NC	111

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title
THIS SET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			ATI_SUN XT M2 Main MSIC LA-981P Date: Saturday, March 09, 2013 Sheet 49 of 55	

PX_MODE=1 for Normal Operation
PX_MODE=0 for BACO mode to shut down power rails except VDDR3, PCIE_VDDC and 1.8V rail


Note:

PX4.0 +VGA_CORE, VDDCI, +1.5VGS ON
PX4.0 +3VGS, +1.0VGS, +1.8VGS OFF
PX5.0 +3VGS, +VGA_CORE, VDDCI, +1.5VGV, +1.0VGS, +1.8VGS OFF




for PX4.0 and PX5.0


Switch circuits in BACO desings for Thames/Seymour only
55mA@1.0V, in BACO mode



Power sequence of Sun XT, Venus Pro, Venus XT




+1.8VS TO +1.8VGS




SHORT DEFAULT

+1.35VS_VGA TO +1.35V_MEM_GFX




SHORT DEFAULT

+3VS TO +3VGS




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title	ATI Sun XT M2 BACO POWER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.2
				Date	Saturday, March 09, 2013
				Sheet	50 of 55




MLPS Bit	AMD recommended setting			
	strap	R_PU	R_PD	C
PS0:	11001	RV243=8.45K	RV201=2K	CV335=NC
PS1:	11000	RV237=NC	RV238=4.75K	CV329=NC
PS2:	00000	RV239=NC	RV240=4.75K	CV331=0.68u
PS3:	11000	RV241=NC	RV242=4.75K	CV333=NC

Thames/Seymour Only
Do not install for Heathrow/Mars Pro
PS_0 Should be tied to GND on Thames/Seymour





CHANNEL A: 256MB DDR3



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title	ATI Sun XT M2 VRAM A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-9981P	0.2
Date:				Saturday March 09, 2013	Sheet	54 of 55

CHANNEL B: 256MB DDR3



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/03/09	Deciphered Date	2014/04/01	Title	ATI Sun XT M2 VRAM B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-9981P	0.2
Date:				Saturday March 09, 2013	Sheet	55 of 55